

Experiment 10

Determination of Q-Point for Fixed, Self and Voltage Divider Bias Configuration of JFET Circuits

Objective:

To analyze the fixed, self and voltage Divider bias JFET networks

Introduction:

In electronics, Biasing is the setting of initial operating conditions (current and voltage) of an active device in an amplifier. Many electronic devices, such as diodes, transistors and vacuum tubes, whose function is processing time-varying (AC) signals, also require a steady (DC) current or voltage at their terminals to operate correctly. This current or voltage is a bias. The AC signal applied to them is super-positioned on this DC bias current or voltage. For proper working of a transistor, it is essential to apply external voltages of correct polarity across its emitter-base and collector-base junctions. This is transistor biasing. Unlike BJTs, thermal runaway does not occur with FETs. However, the wide differences in maximum and minimum transfer characteristics make ID levels unpredictable with simple fixed-gate bias voltage. To obtain reasonable limits on quiescent drain currents ID and drain-source voltage VDS, source resistor and potential divider bias techniques must be used. With few exceptions, MOSFET bias circuits are similar to those used for JFETs. Various FET biasing circuits in printed circuit board (PCB) design, fabrication and assembly are discussed below.


Biasing of JFET

Different types of techniques are used to bias the JFET in a proper manner. From various techniques, below three are widely used:

- Fixed DC Biasing Technique
- Self-Biasing Technique
- Potential Divider Biasing



Fixed DC Biasing Technique




In fixed DC biasing technique of an N channel JFET, the gate of the JFET is connected in such a way that the V_{GS} of the JFET remains negative all the time. As the input impedance of a JFET is very high there are no loading effects observed in the input signal. The current flow through the resistor R1 remains zero.

When we apply an AC signal across the input capacitor C1, the signal appears across the gate. Now, if we calculate the voltage drop across the R1, as per the Ohms law it will be $V = I \times R$ or $V_{drop} = G$ ate current $\times R1$. As the current flowing to the gate is 0 the Voltage drop across the gate remains zero. So, by this biasing technique, we can control the JFET drain current by just changing the fixed voltage thus changing the V_{GS} .




Self-Biasing Technique



In self-biasing technique, a single resistor is added across the source pin. The voltage drop across the source resistor R2 creates the V_{GS} to bias the voltage. In this technique, the gate current is zero again. The source voltage is determined by the same ohms law $V=I\ x$ R. Therefore, source voltage = Drain current x source resistor. Now, the gate to source voltage can be determined by the differences between gate voltage and source voltage. Since the gate voltage is 0 (as the gate current flow is 0, as per V=IR, gate voltage = Gate current x gate resistor = 0) the $V_{GS}=0$ – Gate current x Source resistance. Thus there is no external biasing source is needed. The biasing is created by self, using the voltage drop across source resistor.

Potential Divider Biasing



In this technique, an additional resistor is used and the circuit is slightly modified from the self-biasing technique, a potential voltage divider using R1 and R2 provide the required DC biasing for the JFET. The voltage drop across the source resistor is needed to be larger than the resistor divider gate voltage. In such a way the V_{GS} remain negative.



Lab Task:

Task: 01

Construct a circuit in fixed Biased Configuration using 2N4416 transistor in which Supply voltage at gate will be -12V Gate Terminal will be connected with $1M\Omega$ potentiometer. RD will be $1K\Omega$. Find VP and IDSS by varying $1M\Omega$ potentiometer.

Circuit:

Vp =

IDSS =

Task: 02

Calculate and measure ID for specific value of VGS using ID formula.

$$ID = IDSS \times (1 - \frac{VGS}{Vp})^2$$

Calculated:

ID =



Measured:

VRD =

ID =

Task: 03

Construct a circuit in Self Biased Configuration using 2N4416 transistor in which Supply voltage at gate will be GND. Gate Terminal will be connected with $10M\Omega$ resistor. RD will be $1K\Omega$ and RS will be $1.2k\Omega$. Calculate the value of ID using measured value of VGS.

Circuit:

VGS (measured) =

VD (measured) =

VDS (measured) =

ID (calculated) =



Task: 04

Construct a circuit in voltage divider Biased Configuration using 2N4416 transistor in which Supply voltage at gate will be voltage divider configuration of $10k\Omega$ and $3k\Omega$ resistors. VDD for this circuit is 15V. RD will be $1K\Omega$ and RS will be $1.2k\Omega$. Calculate the value of ID using measured value of VGS.

Circuit:

VGS (measured) =

VD (measured) =

VDS (measured) =

ID (calculated) =



Lab Exercise and Summary

Summary should cover Introduction, Procedure, Data Analysis and Evaluation.



-



Student's Signature:	Date:



LABORATORY SKILLS ASSESMENT (Psychomotor) Total Marks: 100

Criteria (Max Marks)	Level 1 0% ≤ S < 50%	Level 2 50% ≤ S< 70%	Level 3 70% ≤ S< 90%	Level 4 90%≤ S ≤100%	Score (S)
(Max Marks)	Selects	Selects and	Selects and applies	Selects and	(3)
	inappropriate	applies	the appropriate	applies	
Procedural	skills and/or	appropriate skills	strategies and/or	appropriate	
Awareness	strategies	and/or strategies	skills specific to	strategies and/or	
(20)	required by the	required by the	the task without	skills specific to	
	task	task with some	significant errors	the task without	
		errors		any error	
	Makes several	Makes few	Makes some non-	Applies the	
	critical errors in	critical errors in	critical errors in	procedural	
	applying	applying	applying	knowledge in	
	procedural	procedural	procedural knowledge related	perfect ways related to	
	knowledge related to	knowledge related to Determination	to DC Analysis of	Determination of	
Practical	Determination	of Q-Point for	Junction Field	Q-Point for Fixed,	
Implementation	of Q-Point for	Fixed, Self and	Effect Transistor	Self and Voltage	
(30)	Fixed, Self and	Voltage Divider	(Determination of	Divider Bias	
	Voltage Divider	Bias	Q-Point for Fixed,	Configuration of	
	Bias	Configuration of	Self and Voltage	JFET Circuits	
	Configuration	JFET Circuits	Divider Bias		
	of JFET		Configuration of		
	Circuits		JFET Circuits		
	Requires	Requires some	Follows safety	Routinely follows	
Safety	constant	reminders to	procedures with	safety procedures	
(10)	reminders to	follow safety	only minimal		
(20)	follow safety	procedures	reminders		
	procedures	TT . 1	TT 1	TT 1	
II.a. of	Uses tools,	Uses tools,	Uses tools,	Uses tools,	
Use of	equipment and materials with	equipment and materials with	equipment and materials with	equipment and materials with a	
Tool/Equipment (20)	limited	some competence	considerable	high degree of	
(20)	competence	some competence	competence	competence	
	Shows little	Demonstrates	Demonstrates	Actively helps to	
Participation	commitment to	commitment to	commitment to	identify group	
to Achieve	group goals and	group goals, but	group goals and	goals and works	
Group Goals	fails to perform	has difficulty	carries out	effectively to	
(10)	assigned roles	performing	assigned roles	meet them in all	
		assigned roles	effectively	roles assumed	
	Rarely interacts	Interacts with	Interacts with all	Interacts	
Interpersonal	positively	other group	group members	positively with all	
Skills in	within a group,	members if	spontaneously	group members	
Group Work	even with	prompted		and encourages	
(10)	prompting			such interaction in	
				others	
				Marks Obtained	
				Marks Obtained	

Instructor's Signature:	Date:



LABORATORY SKILLS ASSESMENT (Affective)

Total Marks: 40

Criteria (Max. Marks)	Level 1 0% ≤ S < 50%	Level 2 50% ≤ S < 70%	Level 3 70% ≤ S < 90%	Level 4 90% ≤ S ≤ 100%	Score (S)
Introduction (5)	Very little background information provided or information is incorrect	Introduction is brief with some minor mistakes	Introduction is nearly complete, missing some minor points	Introduction complete and well-written; provides all necessary background principles for the experiment	
Procedure (5)	Many stages of the procedure are not entered on the lab report.	Many stages of the procedure are entered on the lab report.	The procedure could be more efficiently designed but most stages of the procedure are entered on the lab report.	The procedure is well designed and all stages of the procedure are entered on the lab report.	
Data Record (10)	Data is brief and missing significant pieces of information.	Data provides some significant information and has few critical mistakes.	Data is almost complete but has some minor mistakes.	Data is complete and relevant. Tables with units are provided. Graphs are labeled. All questions are answered correctly.	
Data Analysis (10)	Data is presented in very unclear manner. Error analysis is not included.	Data is presented in ways (charts, tables, graphs) that are not clear enough. Error analysis is included.	Data is presented in ways (charts, tables, graphs) that can be understood and interpreted. Error analysis is included.	Data are presented in ways (charts, tables, graphs) that best facilitate understanding and interpretation. Error analysis is included.	
Report Quality (10)	Report contains many errors.	Report is somewhat organized with some spelling or grammatical errors.	Report is well organized and cohesive but contains some grammatical errors.	Report is well organized and cohesive and contains no grammatical errors. Presentation seems polished.	
Marks Obtained					

LABORATORY SKILLS ASSESSMENT (Cognitive)

Total Mar	ks: 10

(If any) Marks Obtained			
Instructor's Signature: Date:			